
Memory Systems

Prepared by: Professor David A. Patterson Edited and presented by : Prof. Kurt Keutzer

The Big Picture: Where are We Now?

° The Five Classic Components of a Computer




° Today's Topics:

- SRAM Memory Technology
- DRAM Memory Technology
- Memory Organization


Technology Trends

Сар	acity Speed (la	atency)
Logic:	2x in 3 years	2x in 3 years
DRAM:	4x in 3 years	2x in 10 years
Disk: 4x i	in 3 years 2x	in 10 years



Who Cares About the Memory Hierarchy?

Processor-DRAM Memory Gap (latency)




Today's Situation: Microprocessor

- [°] Rely on caches to bridge gap
- [°] Microprocessor-DRAM performance gap
 - time of a full cache miss in instructions executed
 1st Alpha (7000): 340 ns/5.0 ns = 68 clks x 2 or 130
 2nd Alpha (8400): 266 ns/3.3 ns = 80 clks x 4 or 320
 3rd Alpha (t.b.d.): 180 ns/1.7 ns =108 clks x 6 or 648
 - 136 instructions320 instructions648 instructions
 - 1/2X latency x 3X clock rate x 3X lnstr/clock \Rightarrow 5X

Impact on Performance

° Suppose a processor executes at

- Clock Rate = 200 MHz (5 ns per cycle)
- CPI = 1.1
- 50% arith/logic, 30% ld/st, 20% control
- [°] Suppose that 10% of memory operations get 50 cycle miss penalty






- ° CPI = ideal CPI + average stalls per instruction = 1.1(cyc) +(0.30 (datamops/ins) x 0.10 (miss/datamop) x 50 (cycle/miss)) = 1.1 cycle + 1.5 cycle = 2.6
- ° 58 % of the time the processor is stalled waiting for memory!
- ° a 1% instruction miss rate would add an additional 0.5 cycles to the CPI!

The Goal: illusion of large, fast, cheap memory

- ° Fact: Large memories are slow, fast memories are small
- [°] How do we create a memory that is large, cheap and fast (most of the time)?
 - Hierarchy
 - Parallelism

An Expanded View of the Memory System



Speed:	Fastest	Slowest
Size:	Smallest	Biggest
Cost:	Highest	Lowest

_ _

Why hierarchy works

° The Principle of Locality:

• Program access a relatively small portion of the address space at any instant of time.




Memory Hierarchy: How Does it Work?

[°] **Temporal Locality** (Locality in Time):

=> Keep most recently accessed data items closer to the processor

[°] **Spatial Locality** (Locality in Space):

=> Move blocks consists of contiguous words to the upper levels



Memory Hierarchy: Terminology

[°] Hit: data appears in some block in the upper level (example: Block X)


- Hit Rate: the fraction of memory access found in the upper level
- Hit Time: Time to access the upper level which consists of RAM access time + Time to determine hit/miss

[°] Miss: data needs to be retrieve from a block in the lower level (Block Y)

- Miss Rate = 1 (Hit Rate)
- Miss Penalty: Time to replace a block in the upper level +

Time to deliver the block the processor


[°] Hit Time << Miss Penalty



Memory Hierarchy of a Modern Computer System

° By taking advantage of the principle of locality:

- Present the user with as much memory as is available in the cheapest technology.
- Provide access at the speed offered by the fastest technology.



How is the hierarchy managed?

° Registers <-> Memory

• by compiler (programmer?)

° cache <-> memory

• by the hardware

° memory <-> disks

- by the hardware and operating system (virtual memory)
- by the programmer (files)

Memory Hierarchy Technology

° Random Access:

- "Random" is good: access time is the same for all locations
- DRAM: Dynamic Random Access Memory
 - High density, low power, cheap, slow
 - Dynamic: need to be "refreshed" regularly
- SRAM: Static Random Access Memory
 - Low density, high power, expensive, fast
 - Static: content will last "forever" (until lose power)
- [°] "Non-so-random" Access Technology:
 - Access time varies from location to location and from time to time
 - Examples: Disk, CDROM
- ° Sequential Access Technology: access time linear in location (e.g.,Tape)
- ° The next two lectures will concentrate on random access technology
 - The Main Memory: DRAMs + Caches: SRAMs

Main Memory Background

- [°] Performance of Main Memory:
 - Latency: Cache Miss Penalty
 - Access Time: time between request and word arrives
 - **Cycle Time**: time between requests
 - Bandwidth: I/O & Large Block Miss Penalty (L2)
- [°] Main Memory is **DRAM** : Dynamic Random Access Memory
 - Dynamic since needs to be refreshed periodically (8 ms)
 - Addresses divided into 2 halves (Memory as a 2D matrix):
 - RAS or Row Access Strobe
 - CAS or Column Access Strobe

[°] Cache uses **SRAM** : Static Random Access Memory


 No refresh (6 transistors/bit vs. 1 transistor) Size: DRAM/SRAM 4-8 Cost/Cycle time: SRAM/DRAM 8-16 **Random Access Memory (RAM) Technology**

- [°] Why do computer designers need to know about RAM technology?
 - Processor performance is usually limited by memory bandwidth
 - As IC densities increase, lots of memory will fit on processor chip
 - Tailor on-chip memory to specific needs
 - Instruction cache
 - Data cache
 - Write buffer

[°] What makes RAM different from a bunch of flip-flops?


• Density: RAM is much denser

Static RAM




- **1.** Precharge bit and bit to Vdd or Vdd/2 => make sure equal!
- 2.. Select row
- 3. Cell pulls one line low
- 4. Sense amp on column detects difference between bit and bit

Typical SRAM Organization: 16-word x 4-bit





Logic Diagram of a Typical SRAM



- [°] Write Enable is usually active low (WE_L)
- $^{\circ}$ Din and Dout are combined to save pins:
 - A new control signal, output enable (OE_L) is needed
 - WE_L is asserted (Low), OE_L is disasserted (High)
 - D serves as the data input pin
 - WE_L is disasserted (High), OE_L is asserted (Low)
 - D is the data output pin
 - Both WE_L and OE_L are asserted:
 - Result is unknown. Don't do that!!!
- ° Although could change VHDL to do what desire, must do the best with what you've got (vs. what you need)

Typical SRAM Timing





- ° Six transistors use up a lot of area
- ° Consider a "Zero" is stored in the cell:
 - Transistor N1 will try to pull "bit" to 0
 - Transistor P2 will try to pull "bit bar" to 1
- ^o But bit lines are precharged to high: Are P1 and P2 necessary?

° Write:


- 1. Drive bit line
- 2.. Select row

° Read:


- 1. Precharge bit line to Vdd
- 2.. Select row
- 3. Cell and bit line share charges
 - Very small voltage changes on the bit line
- 4. Sense (fancy sense amp)
 - Can detect changes of ~1 million electrons
- 5. Write: restore the value

° Refresh


• 1. Just do a dummy read to every cell.



Classical DRAM Organization




DRAM logical organization (4 Mbit)




° Square root of bits per RAS/CAS

DRAM physical organization (4 Mbit)




Lec17.25



Tc = Tcycle + Tcontroller + Tdriver

Logic Diagram of a Typical DRAM



- ° Control Signals (RAS_L, CAS_L, WE_L, OE_L) are all active low
- [°] Din and Dout are combined (D):
 - WE_L is asserted (Low), OE_L is disasserted (High)
 - D serves as the data input pin
 - WE_L is disasserted (High), OE_L is asserted (Low)
 - D is the data output pin

° Row and column addresses share the same pins (A)

- RAS_L goes low: Pins A are latched in as row address
- CAS_L goes low: Pins A are latched in as column address
- RAS/CAS edge-sensitive

[°] t_{RAC}: minimum time from RAS line falling to the valid data output.

- Quoted as the speed of a DRAM
- A fast 4Mb DRAM $t_{RAC} = 60 \text{ ns}$
- ^o t_{RC}: minimum time from the start of one row access to the start of the next.
 - t_{RC} = 110 ns for a 4Mbit DRAM with a t_{RAC} of 60 ns


° t_{CAC}: minimum time from CAS line falling to valid data output.

- + 15 ns for a 4Mbit DRAM with a $t_{\mbox{\tiny RAC}}$ of 60 ns
- ^o t_{PC}: minimum time from the start of one column access to the start of the next.
 - + 35 ns for a 4Mbit DRAM with a $t_{\mbox{\tiny RAC}}$ of 60 ns


° A 60 ns (t_{RAC}) DRAM can

- perform a row access only every 110 ns (t_{RC})
- perform column access (t_{CAC}) in 15 ns, but time between column accesses is at least 35 ns (t_{PC}) .
 - In practice, external address delays and turning around buses make it 40 to 50 ns
- ^o These times do not include the time to drive the addresses off the microprocessor nor the memory controller overhead.
 - Drive parallel DRAMs, external memory controller, bus to turn around, SIMM module, pins...
 - 180 ns to 250 ns latency from processor to memory is good for a "60 ns" (t_{RAC}) DRAM


DRAM Write Timing



DRAM Read Timing



Main Memory Performance



a. One-word-wide memory organization


° Simple:

 CPU, Cache, Bus, Memory same width (32 bits)

bits)

Memory N words


(Alpha: 64 bits & 256



c. Interleaved memory organization

[°] Interleaved:

• CPU, Cache, Bus 1 word: Memory N Modules (4 Modules); example is word interleaved



[°] DRAM (Read/Write) Cycle Time >> DRAM (Read/Write) Access Time

• 2:1; why?

[°] DRAM (Read/Write) Cycle Time :


- How frequent can you initiate an access?
- Analogy: A little kid can only ask his father for money on Saturday

[°] DRAM (Read/Write) Access Time:

- How quickly will you get what you want once you initiate an access?
- Analogy: As soon as he asks, his father will give him the money

° DRAM Bandwidth Limitation analogy:


• What happens if he runs out of money on Wednesday?



Main Memory Performance

° Timing model

- 1 to send address,
- 4 for access time, 10 cycle time, 1 to send data
- Cache Block is 4 words
- [°] Simple M.P. = 4 x (1+10+1) = 48
- [°] Wide M.P. = 1 + 10 + 1 = 12
- ° *Interleaved M.P.* = 1+10+1 + 3 =15



° How many banks?

number banks --- number clocks to access word in bank


- For sequential accesses, otherwise will return to original bank before it has next word ready
- ^o Increasing DRAM => fewer chips => harder to have banks
 - Growth bits/chip DRAM : 50%-60%/yr
 - Nathan Myrvold M/S: mature software growth (33%/yr for NT) growth MB/\$ of DRAM (25%-30%/yr)

(from MacV Intel)		IS,		C	ORAM G	enerati	on	
			'86	'89	'92	'96	'99	'02
(D)			1 Mb	4 Mb	16 Mb	64 Mb	256 Mb	1 Gb
Size	4	MB	32—	→ 8			Aemory p	_
PC Memory Size	8	MB		16—	→ 4		RAM gro 60% / y	
/en	16	MB			8 —	→ 2		
N N N	32	MB				4 —	→ <u>1</u>	
imum F		MB	Memo Syster	ry per n growl	th	8 —	→ 2	
Jimic	128	MB	@ 25%	6-30%			4 —	→ <u>1</u>
Mir	256	MB	•				8 —	→ 2


Page Mode DRAM: Motivation

$^{\circ}$ Regular DRAM Organization: $_{A}^{C}$

- N rows x N column x M-bit
- Read & Write M-bit at a time
- Each M-bit access requires a RAS / CAS cycle
- ° Fast Page Mode DRAM
 - N x M "register" to save a row



M-bit Output





Fast Page Mode

Operation

° Fast Page Mode DRAM

- N x M "SRAM" to save a row
- ° After a row is read into the register
 - Only CAS is needed to access other M-bit blocks on that row
 - RAS_L remains asserted while CAS_L is toggled





DRAM v. Desktop Microprocessors Cultures

Standards refresh rate, capacity,	pinout, package, IEEE 754, I/O bus	binary compatibility,
Sources	Multiple	Single
Figures	1) capacity, 1a) \$/bit	1) SPEC speed
of Merit	2) BW, 3) latency	2) cost
Improve	1) 60%, 1a) 25%,	1) 60%,
Rate/year	2) 20%, 3) 7%	2) little change

- ° Reduce cell size 2.5, increase die size 1.5
- ° Sell 10% of a single DRAM generation
 - 6.25 billion DRAMs sold in 1996
- ° 3 phases: engineering samples, first customer ship(FCS), mass production
 - Fastest to FCS, mass production wins share
- [°] Die size, testing time, yield => profit
 - Yield >> 60% (redundant rows/columns to repair flaws)

DRAM History

- ° DRAMs: capacity +60%/yr, cost –30%/yr
 - 2.5X cells/area, 1.5X die size in 3 years
- ° '97 DRAM fab line costs \$1B to \$2B
 - DRAM only: density, leakage v. speed
- [°] Rely on increasing no. of computers & memory per computer (60% market)
 - SIMM or DIMM is replaceable unit => computers use any generation DRAM
- Commodity, second source industry
 high volume, low profit, conservative
 - Little organization innovation in 20 years page mode, EDO, Synch DRAM

° Order of importance: 1) Cost/bit 1a) Capacity


• RAMBUS: 10X BW, +30% cost => little impact

- ° Commodity, second source industry
 ⇒ high volume, low profit, conservative
 - Little organization innovation (vs. processors) in 20 years: page mode, EDO, Synch DRAM

° DRAM industry at a crossroads:

- Fewer DRAMs per computer over time
 - Growth bits/chip DRAM : 50%-60%/yr
 - Nathan Myrvold M/S: mature software growth (33%/yr for NT) growth MB/\$ of DRAM (25%-30%/yr)
- Starting to question buying larger DRAMs?

DRAM Revenue per Quarter



• Intel: 30%/year since 1987; 1/3 income profit

° Two Different Types of Locality:

- Temporal Locality (Locality in Time): If an item is referenced, it will tend to be referenced again soon.
- Spatial Locality (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon.

° By taking advantage of the principle of locality:

- Present the user with as much memory as is available in the cheapest technology.
- Provide access at the speed offered by the fastest technology.

° DRAM is slow but cheap and dense:

• Good choice for presenting the user with a BIG memory system

° SRAM is fast but expensive and not very dense:


• Good choice for providing the user FAST access time.

	Processor	% Area	%Transistors
	(cost)	(power)	
0	Alpha 21164	37%	77%
0	StrongArm SA110	61%	94%
0	Pentium Pro	64%	88%
	• 2 dies per package: Proc	/I\$/D\$ + L2\$	

 Caches have no inherent value, only try to close performance gap

Recall: Levels of the Memory

Hierarchy



Lower Level

Lec17.47

- Time = IC x CT x (ideal CPI + memory stalls/inst)
- memory stalls/instruction =

Average accesses/inst x Miss Rate x Miss Penalty = (Average IFETCH/inst x MissRate_{Inst} x Miss Penalty_{Inst}) + (Average Data/inst x MissRate_{Data} x Miss Penalty_{Data})

- Assumes that ideal CPI includes Hit Times.
- Average Memory Access time = Hit Time + (Miss Rate x Miss Penalty)

° Suppose a processor executes at

- Clock Rate = 200 MHz (5 ns per cycle)
- CPI = 1.1
- 50% arith/logic, 30% ld/st, 20% control
- [°] Suppose that 10% of memory operations get 50 cycle miss penalty

Ideal CPI	1.1	
Data Miss	1.5	
Inst Miss	0.5	


° Suppose that 1% of instructions get same miss penalty

```
° CPI = ideal CPI + average stalls per instruction
1.1(cycles/ins) +
[ 0.30 (DataMops/ins)
x 0.10 (miss/DataMop) x 50 (cycle/miss)] +
[ 1 (InstMop/ins)
x 0.01 (miss/InstMop) x 50 (cycle/miss)]
= (1.1 + 1.5 + .5) cycle/ins = 3.1
```

° 58% of the time the proc is stalled waiting for memory!

The Art of Memory System


Design



Example: 1 KB Direct Mapped Cache with 32 B

[°] For a 2 ** N byte cache:


- The uppermost (32 N) bits are always the Cache Tag
- The lowest M bits are the Byte Select (Block Size = 2 ** M)




- [°] In general, larger block size take advantage of spatial locality BUT:
 - Larger block size means larger miss penalty:
 - Takes longer time to fill up the block
 - If block size is too big relative to cache size, miss rate will go up
 - Too few cache blocks

[°] In general, Average Access Time:

= Hit Time x (1 - Miss Rate) + Miss Penalty x Miss Rate



Extreme Example: single



Cache Data Byte 3 Byte 2 Byte 1 Byte 0 0

° Cache Size = 4 bytes Block Size = 4 bytes

• Only ONE entry in the cache

° If an item is accessed, likely that it will be accessed again soon

- But it is unlikely that it will be accessed again immediately!!!
- The next access will likely to be a miss again
 - Continually loading data into the cache but discard (force out) them before they are used again
 - Worst nightmare of a cache designer: Ping Pong Effect


[°] Conflict Misses are misses caused by:

- Different memory locations mapped to the same cache index
 - Solution 1: make the cache size bigger
 - Solution 2: Multiple entries for the same Cache Index

Another Extreme Example: Fully Associative

° Fully Associative Cache


- Forget about the Cache Index
- Compare the Cache Tags of all cache entries in parallel
- Example: Block Size = 32 B blocks, we need N 27-bit comparators
- ° By definition: Conflict Miss = 0 for a fully associative cache



Set Associative Cache

[°] N-way set associative: N entries for each Cache Index


- N direct mapped caches operates in parallel
- [°] Example: Two-way set associative cache
 - Cache Index selects a "set" from the cache
 - The two tags in the set are compared to the input in parallel
 - Data is selected based on the tag result



Disadvantage of Set Associative Cache

° N-way Set Associative Cache versus Direct Mapped Cache:

- N comparators vs. 1
- Extra MUX delay for the data
- Data comes AFTER Hit/Miss decision and set selection
- [°] In a direct mapped cache, Cache Block is available BEFORE Hit/Miss:
 - Possible to assume a hit and continue. Recover later if miss.



A Summary on Sources of Cache Misses

- ° Compulsory (cold start or process migration, first reference): first access to a block
 - "Cold" fact of life: not a whole lot you can do about it
 - Note: If you are going to run "billions" of instruction, Compulsory Misses are insignificant

° Conflict (collision):

- Multiple memory locations mapped to the same cache location
- Solution 1: increase cache size
- Solution 2: increase associativity

° Capacity:

- Cache cannot contain all blocks access by the program
- Solution: increase cache size

° Coherence (Invalidation): other process (e.g., I/O) updates memory

Source of Cache Misses

Quiz

Assume constant cost.

	Direct Mapped	N-way Set Associative	Fully Associative
Cache Size: Small, Medium, Big	2		
Compulsory Miss:			
Conflict Miss			
Capacity Miss			
Coherence Miss			

Choices: Zero, Low, Medium, High, Same

	Direct Mapped	N-way Set Associative	Fully Associative
Cache Size	Big	Medium	Small
Compulsory Miss	Same	Same	Same
Conflict Miss	High	Medium	Zero
Capacity Miss	Low	Medium	⊮ High
Coherence Miss	Same	Same	Same

Note:

If you are going to run "billions" of instruction, Compulsory Misses are insignificant.


Four Questions for Caches and Memory Hierarchy

- ° Q1: Where can a block be placed in the upper level? (Block placement)
- ° Q2: How is a block found if it is in the upper level? (Block identification)
- ° Q3: Which block should be replaced on a miss? (Block replacement)
- ° Q4: What happens on a write? (Write strategy)

Q1: Where can a block be placed in the upper

[°] Block 12 placed in 8 block cache:

- Fully associative, direct mapped, 2-way set associative
- S.A. Mapping = Block Number Modulo Number Sets



Q2: How is a block found if it is in the upper level?

Block Address		Block
Tag	Index	Block offset

- ^o Direct indexing (using index and block offset), tag compares, or combination
- ° Increasing associativity shrinks index, expands tag

Q3: Which block should be replaced on a miss?

- ° Easy for Direct Mapped
- [°] Set Associative or Fully Associative:
 - Random
 - LRU (Least Recently Used)

 Associativity:
 2-way
 4-way
 8-way

 Size
 LRU Random LRU Random LRU Random
 LRU Random


 16 KB
 5.2%
 5.7%
 4.7%
 5.3%
 4.4%
 5.0%

 64 KB
 1.9%
 2.0%
 1.5%
 1.7%
 1.4%
 1.5%

 256 KB
 1.15%
 1.17%
 1.13%
 1.13%
 1.12%
 1.12%

Q4: What happens on a write?

- [°] <u>Write through</u>—The information is written to both the block in the cache and to the block in the lowerlevel memory.
- [°] <u>Write back</u>—The information is written only to the block in the cache. The modified cache block is written to main memory only when it is replaced.
 - is block clean or dirty?
- ° Pros and Cons of each?
 - WT: read misses cannot result in writes
 - WB: no writes of repeated writes
- ° WT always combined with write buffers so that don't wait for lower level memory




- ° A Write Buffer is needed between the Cache and Memory
 - Processor: writes data into the cache and the write buffer
 - Memory controller: write contents of the buffer to memory

° Write buffer is just a FIFO:

- Typical number of entries: 4
- Works fine if: Store frequency (w.r.t. time) << 1 / DRAM write cycle
- [°] Memory system designer's nightmare:
 - Store frequency (w.r.t. time) > 1 / DRAM write cycle
 - Write buffer saturation

Write Buffer Saturation




[°] Store frequency (w.r.t. time) > 1 / DRAM write cycle

- If this condition exist for a long period of time (CPU cycle time too quick and/or too many store instructions in a row):
 - Store buffer will overflow no matter how big you make it
 - The CPU Cycle Time <= DRAM Write Cycle Time

° Solution for write buffer saturation:


- Use a write back cache
- Install a second level (L2) cache: (does this always work?)



Write-miss Policy: Write Allocate versus Not Allocate

° Assume: a 16-bit write to memory location 0x0 and causes a miss


- Do we read in the block?
 - Yes: Write Allocate
 - No: Write Not Allocate



Impact of Memory Hierarchy on Algorithms


- Today CPU time is a function of (ops, cache misses) vs. just f(ops):
 What does this mean to Compilers, Data structures, Algorithms?
- [°] "The Influence of Caches on the Performance of Sorting" by A. LaMarca and R.E. Ladner. *Proceedings* of the Eighth Annual ACM-SIAM Symposium on Discrete Algorithms, January, 1997, 370-379.
- [°] Quicksort: fastest comparison based sorting algorithm when all keys fit in memory
- [°] Radix sort: also called "linear time" sort because for keys of fixed length and fixed radix a constant number of passes over the data is sufficient independent of the number of keys
- ° For Alphastation 250, 32 byte blocks, direct mapped L2 2MB cache, 8 byte keys, from 4000 to 4000000

Ouicksort vs. Radix as vary number keys: Instructions




Set size in keys

<u>Quicksort vs. Radix as vary number keys: Instrs & Time</u>



Set size in keys

Ouicksort vs. Radix as vary number keys: Cache misses




What is proper approach to fast algorithms?

How Do you Design a Cache?


° Set of Operations that must be supported

- read: data <= Mem[Physical Address]
- write: Mem[Physical Address] <= Data




Inside it has: Tag-Data Storage, Muxes, Comparators, ...

- ° Determine the internal register transfers
- ° Design the Datapath
- ° Design the Cache Controller



Impact on Cycle Time



Example: direct map allows miss signal after data

What happens on a Cache

- ' Fomisorder pipeline, 2 options:
 - Freeze pipeline in Mem stage (popular early on: Sparc, R4000)

IF	ID	EX	Mem	stall	stall	stall …	stall	Mem	Wr
	IF	ID	EX	stall	stall	stall …	stall	stall	Ex Wr

- Use Full/Empty bits in registers + MSHR queue
 - MSHR = "Miss Status/Handler Registers" (Kroft)
 Each entry in this queue keeps track of status of outstanding memory requests to one complete memory line.
 - Per cache-line: keep info about memory address.
 - For each word: register (if any) that is waiting for result.
 - Used to "merge" multiple requests to one memory line
 - New load creates MSHR entry and sets destination register to "Empty". Load is "released" from pipeline.
 - Attempt to use register before result returns causes instruction to block in decode stage.
 - Limited "out-of-order" execution with respect to loads.
 Popular with in-order superscalar architectures.
- ^o Out-of-order pipelines already have this functionality built in... (load queues, etc).

Improving Cache Performance: 3 general


options

Time = IC x CT x (ideal CPI + memory stalls/instruction)


memory stalls/instruction = Average memory accesses/inst x AMAT = (Average IFETCH/inst x AMAT_{Inst}) + (Average DMEM/inst x AMAT_{Data}) +


Average Memory Access time = Hit Time + (Miss Rate x Miss Penalty) =

- **1.** Reduce the miss rate,
- 2. Reduce the miss penalty, or
- **3.** Reduce the time to hit in the cache.




miss rate 1-way associative cache size X = miss rate 2-way associative cache size X/2





1. Reduce Misses via Larger Block Size



° 2:1 Cache Rule:

• Miss Rate DM cache size N Miss Rate 2-way cache size N/2

[°] Beware: Execution time is only final measure!

- Will Clock Cycle time increase?
- Hill [1988] suggested hit time for 2-way vs. 1-way external cache +10%, internal + 2%

Example: Avg. Memory Access Time vs. Miss Rate


 Example: assume CCT = 1.10 for 2-way, 1.12 for 4-way, 1.14 for 8-way vs. CCT direct mapped

Cach e Size		Associativity					
	(KB)	1-way	2-way	4-way	8-way		
1	2.33	2.15	2.07	2.01			
2	1.98	1.86	1.76	1.68			
4	1.72	1.67	1.61	1.53			
8	1.46	<u>1.48</u>	<u>1.47</u>	1.43			
<u>16</u>	<u>1.29</u>	<u>1.32</u>	<u>1.32</u>	<u>1.32</u>			
<u>32</u>	<u>1.20</u>	<u>1.24</u>	<u>1.25</u>	<u>1.27</u>			
<u>64</u>	<u>1.14</u>	<u>1.20</u>	<u>1.21</u>	<u>1.23</u>			
<u>128</u>	<u>1.10</u>	<u>1.17</u>	<u>1.18</u>	<u>1.20</u>			

(<u>Red</u> means A.M.A.T. <u>not</u> improved by more associativity)

3. Reducing Misses via a "Victim Cache"

- [°] How to combine fast hit time of direct mapped yet still avoid conflict misses?
- Add buffer to place data discarded from cache
- [°] Jouppi [1990]: 4-entry victim cache removed 20% to 95% of conflicts for a 4 KB direct mapped data cache
- ° Used in Alpha, HP machines



4. Reducing Misses via "Pseudo-Associativity"

- ^o How to combine fast hit time of Direct Mapped and have the lower conflict misses of 2-way SA cache?
- [°] Divide cache: on a miss, check other half of cache to see if there, if so have a <u>pseudo-hit</u> (slow hit)



- ° Drawback: CPU pipeline is hard in the takes 1 or 2 cycles
 - Better for caches not tied directly to processor (L2)
 - Used in MIPS R1000 L2 cache, similar in UltraSPARC

5. Reducing Misses by <u>Hardware</u> Prefetching

° E.g., Instruction Prefetching

- Alpha 21064 fetches 2 blocks on a miss
- Extra block placed in "stream buffer"
- On miss check stream buffer

° Works with data blocks too:

- Jouppi [1990] 1 data stream buffer got 25% misses from 4KB cache; 4 streams got 43%
- Palacharla & Kessler [1994] for scientific programs for 8 streams got 50% to 70% of misses from 2 64KB, 4-way set associative caches
- [°] Prefetching relies on having extra memory bandwidth that can be used without penalty

° Data Prefetch

- Load data into register (HP PA-RISC loads)
- Cache Prefetch: load into cache (MIPS IV, PowerPC, SPARC v. 9)
- Special prefetching instructions cannot cause faults; a form of speculative execution

° Issuing Prefetch Instructions takes time

- Is cost of prefetch issues < savings in reduced misses?
- Higher superscalar reduces difficulty of issue bandwidth

7. Reducing Misses by Compiler Optimizations

- [°] McFarling [1989] reduced caches misses by 75% on 8KB direct mapped cache, 4 byte blocks in <u>software</u>
- ° Instructions
 - Reorder procedures in memory so as to reduce conflict misses
 - Profiling to look at conflicts(using tools they developed)

° Data

- Merging Arrays: improve spatial locality by single array of compound elements vs. 2 arrays
- Loop Interchange: change nesting of loops to access data in order stored in memory
- Loop Fusion: Combine 2 independent loops that have same looping and some variables overlap
- *Blocking*: Improve temporal locality by accessing "blocks" of data repeatedly vs. going down whole columns or rows

Summary #1 /

° The Principle of Locality:

- Program likely to access a relatively small portion of the address space at any instant of time.
 - Temporal Locality: Locality in Time
 - Spatial Locality: Locality in Space


[°] Three Major Categories of Cache Misses:

- **Compulsory Misses**: sad facts of life. Example: cold start misses.
- Conflict Misses: increase cache size and/or associativity. Nightmare Scenario: ping pong effect!
- Capacity Misses: increase cache size
- Coherence Misses: invalidation caused by "external" processors or I/O

° Cache Design Space

- total size, block size, associativity
- replacement policy
- write-hit policy (write-through, write-back)
- write-miss policy

Summary #2 / 3: The Cache Design Space



Summary #3 / 3: Cache Miss Optimization

° Lots of techniques people use to improve the miss rate of caches:

	Technique	MR	MP HT	Complexity
miss rate	Larger Block Size Higher Associativity Victim Caches Pseudo-Associative Caches HW Prefetching of Instr/Data Compiler Controlled Prefetching Compiler Reduce Misses	+ + + + +		0 1 2 2 2 3 0