## Instruction Set Architecture

Consider $x:=y+z$. ( $x, y, z$ are memory variables)

1-address instructions

| LOAD | $y(r:=y)$ |
| :--- | :--- |
| ADD | $z(r:=r+z)$ |
| STORE | $x(x:=r)$ |

2-address instructions

ADD $\quad y, z \quad(y:=y+z)$
MOVE $x, y \quad(x:=y)$

3-address instructions

ADD $x, y, z \quad(x:=y+z)$

O-address instructions (for stack machines)

| PUSH y | (on a stack) |
| :--- | :--- |
| PUSH z | (on a stack) |
| ADD |  |
| POP $x$ |  |



## Points to Consider

- Special-purpose or general purpose?
- Word size and instruction size?
[Now most instructions have 32-bits, and machines allow operation on 64-bit data operands]
- Data types?
[Whatever the application demands]
- 0/1/2/3 address instructions, or a mix of them?
[Most modern designs allow 3-address instructions, and pack them in a 32-bit frame]
- How many addressing modes, and which ones?
[Whatever the application demands]
- Register or memory operands?
[Register operands can be accessed faster, but you cannot have too many registers]
- Instruction formats and instruction encoding.
[Modern designs have fewer formats and they are less clumsy]


## Instruction Types

## BASIC INSTRUCTIONS

Data Movement
LOAD, STORE, MOVE

Arithmetic \& Logical ADD, SUB, AND, XOR, SHIFT

Branch
JUMP (unconditional)

JZ, JNZ (conditional)

Procedure Call

Input Output

Miscellaneous

CALL, RETURN

Memory-mapped I/O*

NOP, EI (enable interrupt)

## SPECIAL INSTRUCTIONS

Multimedia instructions (MMX)
Many SIMD or vector instructions operate simultaneously on 8 bytes | 4 half-words | 2 words

Digital Signal Processors include multiply-and-accumulate (MAC) to efficiently compute the dot-product of vectors.

## Load Store Architecture

Only LOAD and STORE instructions access the memory. All other instructions use register operands. Used in all RISC machines.

If $X, Y, Z$ are memory operands, then $X:=Y+Z$ will be implemented as

$$
\begin{array}{ll}
\text { LOAD } & r 1, y \\
\text { LOAD } & r 2, Z \\
\text { ADD } & r 1, r 2, r 3 \\
\text { STORE } & r 3, X
\end{array}
$$

Performance improves if the operand(s) can be kept in registers for most of the time. Registers are faster than memory.

Register allocation problem.

Common Addressing Modes

| Op | data type | mode | reg | addr/data/offset |
| :--- | :--- | :--- | :--- | :---: |
| $\operatorname{reg}(R)$ |  |  |  | $\operatorname{address}(D)$ |

Mode

| immediate | Operand $=D$ |
| :--- | :--- |
| direct | Operand $=M[D]$ |
| Register indirect |  |
| Memory indirect | Operand $=M[R]$ <br> Operand $=M[M[D]]$ |
| Auto-increment | Operand $=M[R]$ <br> $R=R+n(n=1\|2\| 4 \mid 8)$ |
| Auto-decrement | $R=R-n(n=1\|2\| 4 \mid 8)$ <br> Operand $=M[R]$ |
| Indexed <br> Scale-index-base (SIB) | Operand $=M[R+D]$ <br> Operand $=M[s * R+D]$ |
| PC-relative | Operand $=M[P C+D]$ |
| SP-relative | Operand $=M[S P+D]$ |

(Note: R = content of register R )
Question: Why so many addressing modes? Do we need all?

## RISC or CISC?

Reduced Instruction Set Computers have a small number of simple, frequently used instructions.

Complex Instruction Set Computers include as many instructions as users might need to write efficient programs.
Features
CISC
RISC

| Semantic Gap | Low | High |
| :--- | :--- | :--- |
| Code Size | Small | Large, but RAMs <br> are cheap! |
| Cost | High | Low |
| Speed | Fast only if the <br> compiler generates <br> appropriate code | Slower, but the <br> problem is overcome <br> using more registers <br> and pipelining. |

## MIPS Architecture

MIPS follows the RISC architecture. It has 32 registers r0-r31. Each register has 32-bits. The conventional use of these registers is as follows:

| register | assembly name | Comment |
| :---: | :---: | :---: |
| $r 0$ | \$zero | Always 0 |
| r1 | \$at | Reserved for assembler |
| r2-r3 | $\$ v 0-\$ v 1$ | Stores results |
| r4-r7 | $\$ a 0-\$ a 3$ | Stores arguments |
| r8-r15 | $\$+0-\$+7$ | Temporaries, not saved |
| r16-r23 | $\$ s 0-\$ s 7$ | Contents saved for use later |
| r24-r25 | $\$+8-\$+9$ | More temporaries, not saved |
| r26-r27 | $\$ k 0-\$ k 1$ | Reserved by operating system |
| r28 | $\$ g p$ | Global pointer |
| r29 | $\$ s p$ | Stack pointer |
| r30 | $\$ f p$ | Frame pointer |
| $r 31$ | $\$ r a$ | Return address |

## Example assembly language programs

## Example 1

 $f=g+h-i$Assume that $\mathrm{f}, \mathrm{g}, \mathrm{h}, \mathrm{i}$ are assigned to $\$ \mathrm{~s} 0, \$ \mathrm{~s} 1, \$ \mathrm{~s} 2, \$ \mathrm{~s} 3$

```
add $t0, $s1,$s2 # register $t0 contains g + h
sub $s0,$+0,$s3 # f= g+h-i
```

Example 2. $\quad g=h+A[8]$

Assume that $g$, hare in $\$ s 1, \$ s 2$. A is an array of words the elements are stored in consecutive locations of the memory. The base address is stored in $\$$ s3.

$$
\begin{array}{ll}
\text { Iw }+0,32(\$ s 3) & \#+0 \text { gets } A[8], 32=4 \times 8 \\
\text { add } \$ s 1, \$ s 2, \$+0 & \# g=h+A[8]
\end{array}
$$



MEMORY

## Machine language representations

Instruction "add" belongs to the R-type format.

| opcode | rs | rt | rd | shift amt | function |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 6 | 5 | 5 | 5 | 5 | 6 |
|  | $\uparrow$ | 4 | $\uparrow$ |  |  |
|  | src | src | $d s t$ |  |  |
|  |  |  |  |  |  |

add $\$ \mathrm{~s} 1, \$ \mathrm{~s} 2, \$+0$ ( $\mathrm{s} 1:=\mathrm{s} 2+\mathrm{t}$ ) will be coded as

| $\mathbf{0}$ | $\mathbf{1 8}$ | $\mathbf{8}$ | $\mathbf{1 7}$ | $\mathbf{0}$ | $\mathbf{3 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 5 | 5 | 6 |

The function field is an extension of the opcode, and they together determine the operation.

Note that "sub" has a similar format.

Instruction "Iw" (load word) belongs to I-type format.

| opcode | rs | rt | address |
| :---: | :---: | :---: | :---: |
| 6 | 5 | 5 | 16 |
|  | base | dst $\dagger$ | 4 <br>  |
|  |  |  | offset |

Iw \$+0, 32(\$s3) will be coded as

| $\mathbf{3 5}$ | $\mathbf{1 9}$ | $\mathbf{8}$ | $\mathbf{3 2}$ |
| ---: | ---: | ---: | :--- |
| 6 | 5 | 5 | 16 |

Both "Iw" and "sw" (store word) belong to I-format.

## Making decisions

$$
\text { if }(i==j) \quad f=g+h ; \quad \text { else } \quad f=g-h
$$

Use bne = branch-nor-equal, beq = branch-equal, and $\mathbf{j}=$ jump

Assume, $f, g$, $h$, are mapped into $\$ s 0, \$ s 1, \$ s 2$, and
i, j are mapped into $\$ s 3, \$ s 4$

|  | bne $\$ s 3, \$ s 4$, Else | $\#$ goto Else when $i=j$ |
| :--- | :--- | :--- |
|  | add $\$ s 0, \$ s 1, \$ s 2$ | $\# f=g+h$ |
| Else: Exit | sub $\$ s 0, \$ s 1, \$ s 2$ | $\#$ goto Exit |
| Exit: |  |  |

## The program counter

Every machine has a program counter (called PC) that points to the next instruction to be executed.


MEMORY

Ordinarily, PC is incremented by 4 after each instruction is executed. A branch instruction alters the flow of control by modifying the PC.

## Compiling a while loop

while ( $A[i]==k) \quad i=i+j$;


Initially $\$ s 3, \$ s 4, \$ s 5$ contains $i, j, k$ respectively. Let $\$ s 6$ store the base of the array $A$. Each element of $A$ is a 32-bit word.

```
Loop: add $+1,$s3,$s3 # $+1 = 2*i
    add $+1, $+1, $+1 # $+1 = 4*i
    add $+1,$+1,$s6 # $+1 contains address
    of A[i]
    Iw $+0, O($+1) # $+0 contains $A[i]
    add $s3,$s3,$s4 # i = i + j
    bne $+0,$s5, Exit # goto Exit if A[i] # k
    j Loop
    # goto Loop
```

Exit: <next instruction>

Note the use of pointers.

## Compiling a switch statement

switch (k) \{
case 0: $\quad f=i+j$; break;
case 1: $\quad f=g+h ;$ break;
case 2: $f=g-h ;$ break;
case 3: $\quad f=I-j$; break;
\}

Assume, $\$ \mathbf{s} 0-\$ s 5$ contain $f, g, h, i, j, k$.
Assume $\$+2$ contains 4.
slt $\$+3, \$ s 5$, \$zero $\#$ if $k<0$ then $\$+3=1$ else $\$+3=0$
bne $\$+3$, \$zero, Exit \# if k<0 then Exit
slt \$ $+3, \$ \mathrm{~s} 5, \$+2 \quad \#$ if $k<4$ then $\$+3=1$ else $\$+3=0$
beq $\$+3$, \$zero, Exit \# if $k \geq 4$ the Exit

What next? Jump to the right case!


## MEMORY

Here is the remainder of the program;
add $\$+1, \$ s 5, \$ s 5$
add \$+1, \$+1, \$+1
add $\$+1, \$+1, \$+4$
Iw \$ $+0,0(\$+1)$
jr \$ $\$ 0$
LO: add \$s0, \$s3,\$s4
J Exit
L1: add \$s0, \$s1,\$s2
J Exit
L2: sub $\$$ s0, $\$$ s1, $\$$ s2
J Exit
L3: sub \$s0, \$s3, \$s4
Exit: <next instruction>

