




ECE4680 Computer Organization & Architecture Divide, Floating Point, Pentium Bug

ECE468 ALU-II.1

2002-2-27

Review: MULTIPLY HARDWARE Version 1

- 64-bit Multiplicand reg, 64-bit ALU, 64-bit Product reg, 32-bit multiplier reg




ECE468 ALU-II.2

2002-2-27

Review: MULTIPLY HARDWARE Version 3

- 32-bit Multiplicand reg, 32-bit ALU, 64-bit Product reg, 0-bit Multiplier reg



ECE468 ALU-II.3

2002-2-27

Review: Booth's Algorithm Insight

end of run 0 1 1 1 1 0 middle of run beginning of run

Current Bit	Bit to the Right	Explanation	Example
1	0	Beginning of a run of 1s	000111 <u>1</u> 000
1	1	Middle of a run of 1s	000111 <u>1</u> 000
0	1	End of a run of 1s	000 <u>1</u> 111000
0	0	Middle of a run of 0s	000 <u>1</u> 111000

Originally for Speed since shift faster than add for his machine

ECE468 ALU-II.4

2002-2-27

Review: Booth's Algorithm

- Depending on the current and previous bits, do one of the following:

- 00: a. Middle of a string of 0s, so no arithmetic operations.
- 01: b. End of a string of 1s, so add the multiplicand to the left half of the product.
- 10: c. Beginning of a string of 1s, so subtract the multiplicand from the left half of the product.
- 11: d. Middle of a string of 1s, so no arithmetic operation.

- As in the previous algorithm, shift the Product register right (arith) 1 bit.

Multiplicand Product (2 x 3)
0010 0000 0011 0

Multiplicand Product (2 x -3)
0010 0000 1101 0

ECE468 ALU-II.5

2002-2-27

Divide: Paper & Pencil

```

      1001      Quotient
Divisor 1000 | 1001010      Dividend
              -1000
              10
              101
              1010
              -1000
              10      Remainder
  
```

- See how big a number can be subtracted, creating quotient bit on each step

- Binary => 1 * divisor or 0 * divisor

- Dividend = Quotient x Divisor + Remainder


- 3 versions of divide, successive refinement

ECE468 ALU-II.6

2002-2-27

DIVIDE HARDWARE Version 1

- 64-bit Divisor reg, 64-bit ALU, 64-bit Remainder reg, 32-bit Quotient reg




ECE468 ALU-II.7

2002-2-27

Divide Algorithm Version 1

- Takes n+1 steps for n-bit Quotient & Rem

Quotient 0000 Divisor 0010 Remainder 0000 0111



ECE468 ALU-II.8

2002-2-27

Observations on Divide Version 1


- 1/2 bits in divisor always 0 => 1/2 of 64-bit adder is wasted => 1/2 of divisor is wasted
- Instead of shifting divisor to right, shift remainder to left?
- 1st step cannot produce a 1 in quotient bit (otherwise too big) => switch order to shift first and then subtract, can save 1 iteration

ECE468 ALU-II.9

2002-2-27

DIVIDE HARDWARE Version 2

- 32-bit Divisor reg, 32-bit ALU, 64-bit Remainder reg, 32-bit Quotient reg




ECE468 ALU-II.10

2002-2-27

Divide Algorithm Version 2

Quotient 0000 Divisor 0010 Remainder 0000 0111



ECE468 ALU-II.11

2002-2-27

Observations on Divide Version 2


- Eliminate Quotient register by combining with Remainder as shifted left
 - Start by shifting the Remainder left as before.
 - Thereafter loop contains only two steps because the shifting of the Remainder register shifts both the remainder in the left half and the quotient in the right half
 - The consequence of combining the two registers together and the new order of the operations in the loop is that the remainder will shifted left one time too many.
 - Thus the final correction step must shift back only the remainder in the left half of the register

ECE468 ALU-II.12

2002-2-27

DIVIDE HARDWARE Version 3

- 32-bit Divisor reg, 32-bit ALU, 64-bit Remainder reg, (0-bit Quotient reg)




ECE468 ALU-II.13

2002-2-27

Divide Algorithm Version 3

Divisor 0010
Remainder 0000 0111



ECE468 ALU-II.14

2002-2-27

Observations on Divide Version 3

- Same Hardware as Multiply: just need ALU to add or subtract, and 63-bit register to shift left or shift right
- Hi and Lo registers in MIPS combine to act as 64-bit register for multiply and divide
- Signed Divides: Simplest is to remember signs, make positive, and complement quotient and remainder if necessary
 - Note: Dividend and Remainder must have same sign (Uniqueness)
 - Note: Quotient negated if Divisor sign & Dividend sign disagree

ECE468 ALU-II.15

2002-2-27

Floating-Point

- What can be represented in N bits?

- Unsigned: 0 to $2^N - 1$
- 2s Complement: -2^{N-1} to $2^{N-1} - 1$
- 1s Complement: $-2^{N-1} + 1$ to $2^{N-1} - 1$
- Excess M: $-M$ to $2^N - 1$
 - (E = e + M) also called biased notation
- BCD: 0 to $10^{N/4} - 1$


- But, what about?

- very large numbers? 9,349,398,989,787,762,244,859,087,678
- very small number? 0.000000000000000000000000000045691
- rational: $2/3$
- irrational: $\sqrt{2}$
- transcendentals: e, π

ECE468 ALU-II.16

2002-2-27

Recall Scientific Notation



IEEE F.P. $\pm 1.M \times 2^{E-127}$

Issues:


- Arithmetic (+, -, *, /)
- Representation, Normal form
- Range and Precision
- Rounding
- Exceptions (e.g., divide by zero, overflow, underflow)
- Errors
- Properties (negation, inversion, if A > B then A - B > 0)

ECE468 ALU-II.17

2002-2-27

Floating-Point Arithmetic

Representation of floating point numbers in IEEE 754 standard:



Exponent: excess 127 binary integer
Mantissa: Sign + Magnitude, normalized binary significand w/ hidden integer bit: 1.M

actual exponent is $e = E - 127$

$0 < E < 255$, not $0 \leq E \leq 255$
 $127 < e < 128$, not $-127 \leq e \leq 128$
00000000 is reserved for 0; 11111111 is reserved for infinity.

$N = (-1)^S 2^{E-127} (1.M)$

e.g. $0 = 0\ 00000000\ 0 \dots 0$ $-1.5 = 1\ 01111111\ 10 \dots 0$

Magnitude of numbers that can be represented is in the range:

$$2^{-126} (1.0) \text{ to } 2^{127} (2 - 2^{-23})$$

which is approximately:

$$1.8 \times 10^{-38} \text{ to } 3.40 \times 10^{38}$$

ECE468 ALU-II.18

2002-2-27

Rounding Digits

normalized result, but some non-zero digits to the right of the significand → the number should be rounded

E.g., $B = 10$, $p = 3$:

$$\begin{array}{r} \boxed{0} \boxed{2} \boxed{1.69} = 1.6900 \cdot 10^{-2\text{-bias}} \\ - \boxed{0} \boxed{0} \boxed{7.85} = -0.0785 \cdot 10^{-2\text{-bias}} \\ \hline \boxed{0} \boxed{2} \boxed{1.61} = 1.6115 \cdot 10^{-2\text{-bias}} \end{array}$$

one round digit must be carried to the right of the guard digit so that after a normalizing left shift, the result can be rounded, according to the value of the round digit

IEEE Standard: (p. 300)

four rounding modes: round to nearest (default)
 round towards plus infinity (always round up)
 round towards minus infinity (always round down)
 round towards 0

round to nearest:
 round digit < $B/2$ then truncate
 > $B/2$ then round up (add 1 to ULP)
 = $B/2$ then round to nearest even digit

it can be shown that this strategy minimizes the mean error introduced by rounding

ECE468 ALU-II.25

2002-2-27

Infinity and NaNs (pp300-301)

result of operation *overflows*, i.e., is larger than the largest number that can be represented

overflow is not the same as divide by zero (raises a different exception)

$\pm\infty$ infinity $\boxed{S} \boxed{1\dots 1} \boxed{0\dots 0}$

It may make sense to do further computations with infinity
 e.g., $X/0 > Y$ may be a valid comparison

Not a number, but not infinity (e.g. $\sqrt{-4}$)
 invalid operation exception (unless operation is = or \neq)

NaN $\boxed{S} \boxed{1\dots 1} \boxed{\text{non-zero}}$ → HW decides what goes here

NaNs propagate: $f(\text{NaN}) = \text{NaN}$

ECE468 ALU-II.26

2002-2-27

Exceptions

Invalid operation:
 result of operation is a NaN (except = or \neq)
 inf. $\pm\infty$; $0 \cdot \text{inf}$; $0/0$; inf./inf.; x remainder y where y = 0;
 \sqrt{x} where $x < 0$, $x \neq \pm\infty$.

Overflow:
 result of operation is larger than largest representable #
 flushed to $\pm\infty$. if overflow exception is not enabled

Divide by 0:
 $x/0$ where $x = 0$, $\pm\infty$.
 flushed to $\pm\infty$. if divide by zero exception not enabled

Underflow:
 subnormal result (see p300) OR non-zero result underflows to 0

Inexact:
 rounded result not the actual result (rounding error $\neq 0$)

IEEE Standard → specifies defaults and allows traps to permit user to handle the exception

contrast with the more usual result of aborting the computation altogether!

ECE468 ALU-II.27

2002-2-27

Pentium Bug

- ° Pentium FP Divider uses algorithm to generate multiple bits per steps
 - FPU uses most significant bits of divisor & dividend/remainder to guess next 2 bits of quotient
 - Guess is taken from lookup table: -2, -1, 0, +1, +2 (if previous guess too large a remainder, quotient is adjusted in subsequent pass of -2)
 - Guess is multiplied by divisor and subtracted from remainder to generate a new remainder
 - Called SRT division after 3 people who came up with idea
- ° Pentium table uses 7 bits of remainder + 4 bits of divisor = 2^{11} entries
- ° 5 entries of divisors omitted: 1.0001, 1.0100, 1.0111, 1.1010, 1.1101 from PLA (fix is just add 5 entries back into PLA: cost \$200,000)
- ° Self correcting nature of SRT ⇒ string of 1s must follow error
 - e.g., 1011 1111 1111 1111 1111 1011 1000 0010 0011 0111 1011 0100 (2.99999892918)
- ° Since indexed also by divisor/remainder bits, sometimes bug doesn't show even with dangerous divisor value

ECE468 ALU-II.28

2002-2-27

Pentium bug appearance

- ° First 11 bits to right of decimal point always correct: bits 12 to 52 where bug can occur (4th to 15th decimal digits)
- ° FP divisors near integers 3, 9, 15, 21, 27 are dangerous ones:
 - $3.0 > d$ $3.0 - 36 \times 2^{-22}$, $9.0 > d$ $9.0 - 36 \times 2^{-20}$
 - $15.0 > d$ $15.0 - 36 \times 2^{-20}$, $21.0 > d$ $21.0 - 36 \times 2^{-19}$
- ° 0.333333×9 could be problem
- ° In Microsoft Excel, try $(4,195,835 / 3,145,727) \times 3,145,727$
 - = 4,195,835 ⇒ not a Pentium with bug
 - = 4,195,579 ⇒ Pentium with bug (assuming Excel doesn't already have SW bug patch)
 - Rare since error in 5th significant digit

ECE468 ALU-II.29

2002-2-27

Pentium Bug Time line

- ° June 1994: Intel discovers bug in Pentium: takes months to make change, reverify, put into production: plans good chips in January 1995 4 to 5 million Pentiums produced with bug
- ° Scientist suspects errors and posts on Internet in September 1994
- ° Nov. 22 Intel Press release: "Can make errors in 9th digit ... Most engineers and financial analysts need only 4 of 5 digits. Theoretical mathematician should be concerned. ... So far only heard from one."
- ° Intel claims happens once in 27,000 years for typical spread sheet user:
 - 1000 divides/day x error rate assuming numbers random
- ° Dec 12: IBM claims happens once per 24 days: Bans Pentium sales
 - 5000 divides/second x 15 minutes = 4.2 million divides/day
 - IBM statement: <http://www.ibm.com/Features/pentium.html>
 - Intel said it regards IBM's decision to halt shipments of its Pentium processor-based systems as unwarranted.

ECE468 ALU-II.30

2002-2-27

