



## ECE4680 Computer Organization & Architecture

### The Design Process & ALU Design

### Design Refinement

Informal System Requirement

Initial Specification

Intermediate Specification

Final Architectural Description

Intermediate Specification of Implementation

Final Internal Specification

Physical Implementation

refinement  
increasing level of detail

### The Design Process

#### "To Design Is To Represent"


Design activity yields description/representation of an object

- Traditional craftsman does not distinguish between the conceptualization and the artifact
- Separation comes about because of *complexity*
- The concept is captured in one or more *representation languages*
- This process IS design

#### Design Begins With Requirements

- Functional Capabilities: what it will do
- Performance Characteristics: Speed, Power, Area, Cost, . . .

### Design as Search



BB1 BB2 BB3 BBn : Basic Blocks

Design involves educated guesses and verification


- Given the goals, how should these be prioritized?
- Given alternative design pieces, which should be selected?
- Given design space of components & assemblies, which part will yield the best solution?

Feasible (good) choices vs. Optimal choices

### Design Process (cont.)

#### Design Finishes As Assembly

- Design understood in terms of components and how they have been assembled
- Top Down *decomposition* of complex functions (behaviors) into more primitive functions
- bottom-up *composition* of primitive building blocks into more complex assemblies



Design is a "creative process," not a simple method

### Design as Representation (example)

#### (1) Functional Specification

"VHDL Behavior"

Inputs: 2 x 16 bit operands—A, B; 1 bit carry input—Cin.

Outputs: 1 x 16 bit result—S; 1 bit carry output—Cout.


Operations: PASS, ADD (A plus B plus Cin), SUB (A minus B minus Cin), AND, XOR, OR, COMPARE (equality)

Performance: left unspecified for now!

#### (2) Block Diagram

"VHDL Entity"

Understand the data and control flows



## Elements of the Design Process

- Divide and Conquer (e.g. ALU)
  - Formulate a solution in terms of simpler components.
  - Design each of the components (subproblems)
- Generate and Test (e.g. ALU)
  - Given a collection of building blocks, look for ways of putting them together that meets requirement
- Successive Refinement (e.g. carry lookahead)
  - Solve "most" of the problem (i.e., ignore some constraints or special cases), examine and correct shortcomings.
- Formulate High-Level Alternatives (e.g. carry select)
  - Articulate many strategies to "keep in mind" while pursuing any one approach.
- Work on the Things you Know How to Do
  - The unknown will become "obvious" as you make progress.

ECE4680 ALU design.7

2002-2-20

## Sign and Magnitude Representation

Decimal	Binary	Decimal	Binary
0	0000	-0	1000
1	0001	-1	1001
2	0010	-2	1010
3	0011	-3	1011
4	0100	-4	1100
5	0101	-5	1101
6	0110	-6	1110
7	0111	-7	1111

- Easy for human to understand, but
  - 0 has two representation: a problem for programmer.
  - Need different ways to do addition and subtraction.
  - Extra step to set sign for the result: a problem for hardware.
  - Especially when  $a < b$ , how to do  $a - b$  ?

ECE4680 ALU design.10

2002-2-20

## Summary of the Design Process

Hierarchical Design to manage complexity

Top Down vs. Bottom Up vs. Successive Refinement

Importance of Design Representations:

Block Diagrams



Decomposition into Bit Slices

Truth Tables, K-Maps

Circuit Diagrams

Other Descriptions: state diagrams, timing diagrams, reg xfer, ...

Optimization Criteria:



ECE4680 ALU design.8

2002-2-20

## Two's Complement Representation

- 2's complement representation of negative numbers
  - Bitwise inverse and add 1
  - The MSB is always "1" for negative number => sign bit
- Biggest 4-bit Binary Number: 7      Smallest 4-bit Binary Number: -8

Decimal	Binary	Decimal	Bitwise Inverse	2's Complement
0	0000	0	1111	0000
1	0001	-1	1110	1111
2	0010	-2	1101	1110
3	0011	-3	1100	1101
4	0100	-4	1011	1100
5	0101	-5	1010	1011
6	0110	-6	1001	1010
7	0111	-7	1000	1001
8	1000	-8	0111	1000

"Illegal" Positive Number!

ECE4680 ALU design.11

2002-2-20


## Introduction to Binary Numbers

- Consider a 4-bit binary number


Decimal	Binary	Decimal	Binary
0	0000	4	0100
1	0001	5	0101
2	0010	6	0110
3	0011	7	0111

- Examples:

▪  $3 + 2 = 5$



▪  $3 + 3 = 6$



- Problems: how to represent signed number? How to do subtraction?


ECE4680 ALU design.9

2002-2-20


## Two's Complement Arithmetic

Decimal	Binary	Decimal	2's Complement
0	0000	0	0000
1	0001	-1	1111
2	0010	-2	1110
3	0011	-3	1101
4	0100	-4	1100
5	0101	-5	1011
6	0110	-6	1010
7	0111	-7	1001
		-8	1000

◦ Examples:  $7 - 6 = 7 + (-6) = 1$



$3 - 5 = 3 + (-5) = -2$



ECE4680 ALU design.12

2002-2-20

## Two's Complement Properties

Decimal	Binary	From 3 bits to 4 bits	Decimal	2's Complement
0	0000		0	0000
1	0001		-1	1111
2	0010		-2	1110
3	0011		-3	1101
4	0100		-4	1100
5	0101		-5	1011
6	0110		-6	1010
7	0111		-7	1001
			-8	1000


- Treat subtraction the same way as for addition.
- Negate a number → invert the number + add 1. (Page 216)
- **Sign extension:** when word is prolonged, fill sign bit into the new bits. See above example.

ECE4680 ALU design.13

2002-2-20

## A One-bit Full Adder

- ° This is also called a (3, 2) adder
- ° Half Adder: No CarryIn nor CarryOut
- ° Truth Table:




Inputs			Outputs		Comments
A	B	CarryIn	CarryOut	Sum	
0	0	0	0	0	0 + 0 + 0 = 00
0	0	1	0	1	0 + 0 + 1 = 01
0	1	0	0	1	0 + 1 + 0 = 01
0	1	1	1	0	0 + 1 + 1 = 10
1	0	0	0	1	1 + 0 + 0 = 01
1	0	1	1	0	1 + 0 + 1 = 10
1	1	0	1	0	1 + 1 + 0 = 10
1	1	1	1	1	1 + 1 + 1 = 11

ECE4680 ALU design.16

2002-2-20

## Functional Specification of the ALU



- ° ALU Control Lines (ALUop)

- 000
- 001
- 010
- 110
- 111

Function  
And  
Or  
Add  
Subtract  
Set-on-less-than

ECE4680 ALU design.14

2002-2-20

## Logic Equation for CarryOut

Inputs			Outputs		Comments
A	B	CarryIn	CarryOut	Sum	
0	0	0	0	0	0 + 0 + 0 = 00
0	0	1	0	1	0 + 0 + 1 = 01
0	1	0	0	1	0 + 1 + 0 = 01
0	1	1	1	0	0 + 1 + 1 = 10
1	0	0	0	1	1 + 0 + 0 = 01
1	0	1	1	0	1 + 0 + 1 = 10
1	1	0	1	0	1 + 1 + 0 = 10
1	1	1	1	1	1 + 1 + 1 = 11

$$\text{CarryOut} = (A \& B \& \text{CarryIn}) \mid (A \& !B \& \text{CarryIn}) \mid (A \& B \& !\text{CarryIn}) \mid (A \& B \& \text{CarryIn})$$


$$\text{CarryOut} = B \& \text{CarryIn} \mid A \& \text{CarryIn} \mid A \& B$$

ECE4680 ALU design.17

2002-2-20

## A One Bit ALU

- ° This 1-bit ALU will perform AND, OR, and ADD



ECE4680 ALU design.15

2002-2-20

## Logic Equation for Sum

Inputs			Outputs		Comments
A	B	CarryIn	CarryOut	Sum	
0	0	0	0	0	0 + 0 + 0 = 00
0	0	1	0	1	0 + 0 + 1 = 01
0	1	0	0	1	0 + 1 + 0 = 01
0	1	1	1	0	0 + 1 + 1 = 10
1	0	0	0	1	1 + 0 + 0 = 01
1	0	1	1	0	1 + 0 + 1 = 10
1	1	0	1	0	1 + 1 + 0 = 10
1	1	1	1	1	1 + 1 + 1 = 11

$$\text{Sum} = (!A \& !B \& \text{CarryIn}) \mid (!A \& B \& !\text{CarryIn}) \mid (A \& !B \& !\text{CarryIn}) \mid (A \& B \& \text{CarryIn})$$

ECE4680 ALU design.18

2002-2-20


### Logic Equation for Sum (continue)

- Sum =  $(!A \& !B \& \text{CarryIn}) \mid (!A \& B \& !\text{CarryIn}) \mid (A \& !B \& !\text{CarryIn}) \mid (A \& B \& \text{CarryIn})$
- Sum = A XOR B XOR CarryIn
- Truth Table for XOR:

X	Y	X XOR Y
0	0	0
0	1	1
1	0	1
1	1	0


### How About Subtraction?

- Keep in mind the followings:
  - (A - B) is the that as: A + (-B)
  - 2's Complement: Take the inverse of every bit and add 1
- Bit-wise inverse of B is !B:
  - $A + !B + 1 = A + (!B + 1) = A + (-B) = A - B$




### Logic Diagrams for CarryOut and Sum

- CarryOut = B & CarryIn | A & CarryIn | A & B




- Sum = A XOR B XOR CarryIn




### Overflow

Decimal	Binary	Decimal	2's Complement
0	0000	0	0000
1	0001	-1	1111
2	0010	-2	1110
3	0011	-3	1101
4	0100	-4	1100
5	0101	-5	1011
6	0110	-6	1010
7	0111	-7	1001
		-8	1000

- Examples:  $7 + 3 = 10$  but ...




- $-4 - 5 = -9$  but ...




### A 4-bit ALU

- 1-bit ALU





- 4-bit ALU




### Overflow Detection

- Overflow: the result is too large (or too small) to represent properly
  - Example:  $-8 < 4\text{-bit binary number} <= 7$
- When adding operands with different signs, overflow cannot occur!
- Overflow occurs when adding:
  - 2 positive numbers and the sum is negative
  - 2 negative numbers and the sum is positive
- Homework exercise: Prove you can detect overflow by:
  - Carry into MSB != Carry out of MSB



## Overflow Detection Logic

- Carry into MSB  $\neq$  Carry out of MSB
- For a N-bit ALU:  $\text{Overflow} = \text{CarryIn}[N - 1] \text{ XOR } \text{CarryOut}[N - 1]$




ECE4680 ALU design.25

2002-2-20

## Carry Select Header

- Consider building a 8-bit ALU
- Simple: connects two 4-bit ALUs in series




ECE4680 ALU design.28

2002-2-20

## Zero Detection Logic

- Zero Detection Logic is just a one BIG NOR gate
- Any non-zero input to the NOR gate will cause its output to be zero




ECE4680 ALU design.26

2002-2-20

## Carry Select Header (Continue)

- Consider building a 8-bit ALU
- Expensive but faster: uses three 4-bit ALUs
- Calculate two results and use the correct one




ECE4680 ALU design.29

2002-2-20

## The Disadvantage of Ripple Carry


- The adder we just built is called a "Ripple Carry Adder"
- The carry bit may have to propagate from LSB to MSB
- Worst case delay for a N-bit adder:  $2N$ -gate delay



ECE4680 ALU design.27

2002-2-20

## The Theory Behind Carry Lookahead



Ai	Bi	Cout	
0	0	0	"kill"
0	1	Cin	"propagate"
1	0	Cin	"propagate"
1	1	1	"generate"

- Recalled:  $\text{CarryOut} = (B \ \& \ \text{CarryIn}) \ | \ (A \ \& \ \text{CarryIn}) \ | \ (A \ \& \ B)$
- $\text{Cin2} = \text{Cout1} = (B1 \ \& \ \text{Cin1}) \ | \ (A1 \ \& \ \text{Cin1}) \ | \ (A1 \ \& \ B1)$
- $\text{Cin1} = \text{Cout0} = (B0 \ \& \ \text{Cin0}) \ | \ (A0 \ \& \ \text{Cin0}) \ | \ (A0 \ \& \ B0)$
- Substituting Cin1 into Cin2:
  - $\text{Cin2} = (A1 \ \& \ A0 \ \& \ B0) \ | \ (A1 \ \& \ A0 \ \& \ \text{Cin0}) \ | \ (A1 \ \& \ B0 \ \& \ \text{Cin0}) \ | \ (B1 \ \& \ A0 \ \& \ B0) \ | \ (B1 \ \& \ A0 \ \& \ \text{Cin0}) \ | \ (B1 \ \& \ A0 \ \& \ \text{Cin0}) \ | \ (A1 \ \& \ B1)$
- Now define two new terms:
  - Generate Carry at Bit i  $gi = Ai \ \& \ Bi$
  - Propagate Carry via Bit i  $pi = Ai \ \text{or} \ Bi$

ECE4680 ALU design.30

2002-2-20

## The Theory Behind Carry Lookahead (Continue)

Using the two new terms we just defined:

- Generate Carry at Bit  $i$   $g_i = A_i \& B_i$
- Propagate Carry via Bit  $i$   $p_i = A_i \text{ or } B_i$

A <sub>i</sub>	B <sub>i</sub>	C <sub>out</sub>	
0	0	0	"kill"
0	1	C <sub>in</sub>	"propagate"
1	0	C <sub>in</sub>	"propagate"
1	1	1	"generate"

We can rewrite:

- $C_{in1} = g_0 \mid (p_0 \& C_{in0})$
- $C_{in2} = g_1 \mid (p_1 \& g_0) \mid (p_1 \& p_0 \& C_{in0})$
- $C_{in3} = g_2 \mid (p_2 \& g_1) \mid (p_2 \& p_1 \& g_0) \mid (p_2 \& p_1 \& p_0 \& C_{in0})$

Carry going into bit 3 is 1 if

- We generate a carry at bit 2 ( $g_2$ )
- Or we generate a carry at bit 1 ( $g_1$ ) and bit 2 allows it to propagate ( $p_2 \& g_1$ )
- Or we generate a carry at bit 0 ( $g_0$ ) and bit 1 as well as bit 2 allows it to propagate ( $p_2 \& p_1 \& g_0$ )
- Or we have a carry input at bit 0 ( $C_{in0}$ ) and bit 0, 1, and 2 all allow it to propagate ( $p_2 \& p_1 \& p_0 \& C_{in0}$ )

$C_{in_i} = f(g_0, g_1, \dots, g_{i-1}, p_0, p_1, \dots, p_{i-1}, C_{in_0}) = f(A_0, A_1, \dots, A_{i-1}, B_0, B_1, \dots, B_{i-1}, C_{in_0})$ : Calculation of  $C_{in_i}$  can be quickly started since it is based on all initial inputs. All logical functions can be implemented by 2 levels of gates.

ECE4680 ALU design.31

2002-2-20


## A Partial Carry Lookahead Adder

It is very expensive to build a "full" carry lookahead adder

- Just imagine the length of the equation for  $C_{in31}$

Common practices:

- Connects several N-bit Lookahead Adders to form a big adder
- Example: connects four 8-bit carry lookahead adders to form a 32-bit partial carry lookahead adder




ECE4680 ALU design.34

2002-2-20

## Carry Lookahead Adder (Design trick: peek)

$C_{in_i} = f(g_0, g_1, \dots, g_{i-1}, p_0, p_1, \dots, p_{i-1}, C_{in_0}) = f(A_0, A_1, \dots, A_{i-1}, B_0, B_1, \dots, B_{i-1}, C_{in_0})$ : Calculation of  $C_{in_i}$  can be quickly started since it is based on all initial inputs. All logical functions can be implemented by 2 levels of gates.



ECE4680 ALU design.32

2002-2-20

## Hierarchical Carry Lookahead Adder

Super Propagate Carry

$$P_0 = p_3 \& p_2 \& p_1 \& p_0$$

$$P_1 = p_7 \& p_6 \& p_5 \& p_4$$

$$P_2 = p_{11} \& p_{10} \& p_9 \& p_8$$

$$P_3 = p_{15} \& p_{14} \& p_{13} \& p_{12}$$


Super Generate Carry

$$G_0 = g_3 \mid p_3 \& g_2 \mid p_3 \& p_2 \& g_1 \mid p_3 \& p_2 \& p_1 \& g_0$$

$$G_1 = g_7 \mid p_7 \& g_6 \mid p_7 \& p_6 \& g_5 \mid p_7 \& p_6 \& p_5 \& g_4$$

$$G_2 = g_{11} \mid p_{11} \& g_{10} \mid p_{11} \& p_{10} \& g_9 \mid p_{11} \& p_{10} \& p_9 \& g_8$$

$$G_3 = g_{15} \mid p_{15} \& g_{14} \mid p_{15} \& p_{14} \& g_{13} \mid p_{15} \& p_{14} \& p_{13} \& g_{12}$$



$$C_1 = G_0 \mid P_0 \& c_0$$

$$C_2 = G_1 \mid P_1 \& G_0 \mid P_1 \& P_0 \& c_0$$

$$C_3 = G_2 \mid P_2 \& G_1 \mid P_2 \& P_1 \& G_0 \mid P_2 \& P_1 \& P_0 \& c_0$$


$$C_4 = G_3 \mid P_3 \& G_2 \mid P_3 \& P_2 \& G_1 \mid P_3 \& P_2 \& P_1 \& G_0 \mid P_3 \& P_2 \& P_1 \& P_0 \& c_0$$

ECE4680 ALU design.35

2002-2-20

## Compare Ripple Carry and Carry Lookahead

$C_{in_i} = f(A_0, A_1, \dots, A_{i-1}, B_0, B_1, \dots, B_{i-1}, C_{in_0})$ : Computation of  $C_{in_i}$  can be quickly started since it is based on all initial inputs. All logical functions can be implemented by 2 levels of gates.



The sequential dependency of Ripple Carry is broken. All bits in Carry Lookahead can work in parallel. The delay of N-bit Carry Lookahead adder is always a constant of 4. But imagine how expensive/complex the hardware would be!

ECE4680 ALU design.33

2002-2-20

## Summary

An Overview of the Design Process

- Design is an iterative process-- successive refinement
- Do NOT wait until you know everything before you start

An Introduction to Binary Arithmetics

- If you use 2's complement representation, subtract is easy.

ALU Design

- Designing a Simple 4-bit ALU
- Other ALU Construction Techniques

More information from Chapter 4 of the textbook

ECE4680 ALU design.36

2002-2-20