# **Verilog for Sequential Circuits**

Design of Digital Circuits 2014 Srdjan Capkun Frank K. Gürkaynak

http://www.syssec.ethz.ch/education/Digitaltechnik\_14

Adapted from Digital Design and Computer Architecture, David Money Harris & Sarah L. Harris ©2007 Elsevier

## What will we learn?

- Short summary of Verilog Basics
- Sequential Logic in Verilog
- Using Sequential Constructs for Combinational Design
- Finite State Machines

# **Summary: Defining a module**

- A module is the main building block in Verilog
- We first need to declare:
  - Name of the module
  - Types of its connections (input, output)
  - Names of its connections



# **Summary: Defining a module**



```
module example (a, b, c, y);
    input a;
    input b;
    input c;
    output y;
// here comes the circuit description
endmodule
```

## Summary: What if we have busses ?

#### You can also define multi-bit busses.

[ range\_start : range\_end ]

```
input [31:0] a; // a[31], a[30] .. a[0]
output [15:8] b1; // b1[15], b1[14] .. b1[8]
output [7:0] b2; // b2[7], b2[6] .. b1[0]
input clk;
```

# **Structural HDL Example**

#### **Short Instantiation**

```
module top (A, SEL, C, Y);
                                                  i first
                                                                  i2
  input A, SEL, C;
                                      Α-
  output Y;
                                                            n1
                                                      γ
  wire n1;
                                      SEL-
                                                                      γ
                                                                                 γ
                                                  В
                                                                   В
                                                    small
                                                                    small
                                      С
// alternative
small i first ( A, SEL, n1 );
                                                                             top
/* Shorter instantiation,
                                          module small (A, B, Y);
   pin order very important */
                                            input A;
                                            input B;
// any pin order, safer choice
                                            output Y;
small i2 ( .B(C),
            .Y(Y),
                                          // description of small
            .A(n1) );
                                          endmodule
endmodule
```

### **Summary: Bitwise Operators**

```
module gates(input [3:0] a, b,
            output [3:0] y1, y2, y3, y4, y5);
   /* Five different two-input logic
     gates acting on 4 bit busses */
  assign y1 = a & b; // AND
  assign y2 = a | b; // OR
   assign y3 = a ^ b; // XOR
   assign y4 = ~(a & b); // NAND
   assign y5 = ~(a | b); // NOR
```

endmodule

# **Summary: Conditional Assignment**

- ?: is also called a ternary operator because it operates on
   3 inputs:
  - S
  - d1
  - d0.

## Summary: How to Express numbers ?

### N' Bxx

#### <mark>8'b</mark>0000\_0001

#### (N) Number of bits

Expresses how many bits will be used to store the value

#### (B) Base

Can be b (binary), h (hexadecimal), d (decimal), o (octal)

#### (xx) Number

- The value expressed in base, apart from numbers it can also have X and Z as values.
- Underscore \_ can be used to improve readability

# **Summary: Verilog Number Representation**

Verilog	Stored Number	Verilog	Stored Number
4'b1001	1001	4'd5	0101
8'b1001	0000 1001	12 <b>'</b> hFA3	1111 1001 0011
8'b0000_1001	0000 1001	8'012	00 001 010
8'bxX0X1zZ1	XX0X 1ZZ1	4 <b>'</b> h7	0111
'b01	0000 0001	12 <b>'</b> h0	0000 0000 0000

## **Precedence of Operations in Verilog**

Highest	~	NOT
	*,/,%	mult, div, mod
	+, -	add,sub
	<<, >>	shift
	<<<, >>>	arithmetic shift
	<, <=, >, >=	comparison
	==, !=	equal, not equal
	&, ~&	AND, NAND
	^, ~^	XOR, XNOR
	,~	OR, NOR
Lowest	?:	ternary operator

# **Sequential Logic in Verilog**

#### Define blocks that have memory

Flip-Flops, Latches, Finite State Machines

#### Sequential Logic is triggered by a 'CLOCK' event

- Latches are sensitive to level of the signal
- Flip-flops are sensitive to the transitioning of clock

#### Combinational constructs are not sufficient

- We need new constructs:
  - always
  - initial

### always Statement, Defining Processes

always @ (sensitivity list)
 statement;

Whenever the event in the sensitivity list occurs, the statement is executed



endmodule





- The posedge defines a rising edge (transition from 0 to 1).
- This process will trigger only if the clk signal rises.
- Once the clk signal rises: the value of d will be copied to q



'assign' statement is not used within always block

#### The <= describes a 'non-blocking' assignment</p>

 We will see the difference between 'blocking assignment' and 'non-blocking' assignment in a while



- Assigned variables need to be declared as reg
- The name reg does not necessarily mean that the value is a register. (It could be, it does not have to be).
- We will see examples later

## **D Flip-Flop with Asynchronous Reset**



In this example: two events can trigger the process:

- A rising edge on clk
- A falling edge on reset

## **D Flip-Flop with Asynchronous Reset**



For longer statements a begin end pair can be used

- In this example it was not necessary
- The always block is *highlighted*

## **D Flip-Flop with Asynchronous Reset**



#### First reset is checked, if reset is 0, q is set to 0.

- This is an 'asynchronous' reset as the reset does not care what happens with the clock
- If there is no reset then normal assignment is made

# **D** Flip-Flop with **Synchronous** Reset



#### The process is only sensitive to clock

- Reset only happens when the clock rises. This is a 'synchronous' reset
- A small change, has a large impact on the outcome

## **D Flip-Flop with Enable and Reset**



#### A flip-flop with enable and reset

Note that the en signal is *not* in the sensitivity list

Only when "clk is rising" AND "en is 1" data is stored

### **Example: D Latch**





## **Summary: Sequential Statements so far**

- Sequential statements are within an 'always' block
- The sequential block is triggered with a change in the sensitivity list
- Signals assigned within an always must be declared as reg
- We use <= for (non-blocking) assignments and do not use 'assign' within the always block.

### **Summary: Basics of always Statements**



You can have many always blocks

### **Summary: Basics of always Statements**



Assignments are different within always blocks

- This statement describes what happens to signal q
- ... but what happens when clock is not rising?

- This statement describes what happens to signal q
- ... but what happens when clock is not rising?
- The value of q is preserved (memorized)

endmodule

#### This statement describes what happens to signal result

- When inv is 1, result is ~data
- What happens when inv is not 1 ?

endmodule

#### This statement describes what happens to signal result

- When inv is 1, result is ~data
- When inv is not 1, result is data

#### Circuit is combinational (no memory)

The output (result) is defined for all possible inputs (inv data)

# always Blocks for Combinational Circuits

- If the statements define the signals completely, nothing is memorized, block becomes combinational.
  - Care must be taken, it is easy to make mistakes and unintentionally describe memorizing elements (latches).
- Always blocks allow powerful statements
  - if .. then .. else
  - case
- Use always blocks only if it makes your job easier

### **Always Statement is not Always Practical...**

```
reg [31:0] result;
wire [31:0] a, b, comb;
wire sel,
always @ (a, b, sel) // trigger with a, b, sel
if (sel) result <= a; // result is a
else result <= b; // result is b
assign comb = sel ? a : b;
endmodule
```

- Both statements describe the same multiplexer
- In this case, the always block is more work

### **Sometimes Always Statements are Great**

```
module sevensegment (input [3:0] data,
                    output reg [6:0] segments);
  always @ ( * )
                          // * is short for all signals
   case (data)
                          // case statement
     0: segments = 7'b111_110; // when data is 0
     1: segments = 7'b011 0000; // when data is 1
     2: segments = 7'b110 1101;
     3: segments = 7'b111 1001;
     4: segments = 7'b011_0011;
     5: segments = 7'b101 1011;
     // etc etc
     default: segments = 7'b000 0000; // required
   endcase
```

endmodule

### **The case Statement**

- Like if ... then ... else can only be used in always blocks
- The result is combinational only if the output is defined for all cases
  - Did we mention this before ?
- Always use a default case to make sure you did not forget a case (which would infer a latch)

Use casez statement to be able to check for don't cares

See book page 202, example 4.28

# **Non-blocking and Blocking Statements**

#### Non-blocking

```
always @ (a)
begin
    a <= 2'b01;
    b <= a;
// all assignments are made here
// b is not (yet) 2'b01
end</pre>
```

#### Blocking

```
always @ (a)
begin
    a = 2'b01;
// a is 2'b01
    b = a;
// b is now 2'b01 as well
end
```

- Values are assigned at the end of the block.
- All assignments are made in parallel, process flow is not-blocked.
- Value is assigned immediately.
- Process waits until the first assignment is complete, it blocks progress.

# Why use (Non)-Blocking Statements

There are technical reasons why both are required

- It is out of the scope of this course to discuss these
- Blocking statements allow sequential descriptions
  - More like a programming language
- If the sensitivity list is correct, blocks with non-blocking statements will always evaluate to the same result
  - It may require some additional iterations

## **Example: Blocking Statements**

```
Assume all inputs are initially '0'
```

## **Example: Blocking Statements**

```
Now a changes to '1'
```

- The process triggers
- All values are updated in order
- At the end, s = 1

### Same Example: Non-Blocking Statements

```
Assume all inputs are initially '0'
```



### Same Example: Non-Blocking Statements

```
Now a changes to '1'
```



- The process triggers
- All assignments are concurrent
- When s is being assigned, p is still 0, result is still 0

### Same Example: Non-Blocking Statements

After the first iteration p has changed to '1' as well



- Since there is a change in p, process triggers again
- This time s is calculated with p=1
- The result is correct after the second iteration

# **Rules for Signal Assignment**

Use always @(posedge clk) and non-blocking assignments (<=) to model synchronous sequential logic always @ (posedge clk) q <= d; // nonblocking</p>

Use continuous assignments (assign ...)to model simple combinational logic.

assign y = a & b;

# **Rules for Signal Assignment (cont)**

- Use always @ (\*) and blocking assignments (=) to model more complicated combinational logic where the always statement is helpful.
- Do not make assignments to the same signal in more than one always statement or continuous assignment statement

# Finite State Machines (FSMs)

**Each FSM consists of three separate parts:** 

- next state logic
- state register
- output logic



### FSM Example: Divide by 3



# FSM in Verilog, Definitions

- We define state and nextstate as 2-bit reg
- The parameter descriptions are optional, it makes reading easier

### FSM in Verilog, State Register

```
// state register
   always @ (posedge clk, posedge reset)
    if (reset) state <= S0;
    else state <= nextstate;</pre>
```

This part defines the state register (memorizing process)

- Sensitive to only clk, reset
- In this example reset is active when '1'

## FSM in Verilog, Next State Calculation



- Based on the value of state we determine the value of nextstate
- An always .. case statement is used for simplicity.

### FSM in Verilog, Output Assignments

```
// output logic
assign q = (state == S0);
```

- In this example, output depends only on state
  - Moore type FSM
- We used a simple combinational assign

## FSM in Verilog, Whole Code

```
module divideby3FSM (input clk, input reset, output q);
   reg [1:0] state, nextstate;
   parameter S0 = 2'b00;
   parameter S1 = 2'b01;
   parameter S2 = 2'b10;
   always @ (posedge clk, posedge reset) // state register
     if (reset) state <= S0;</pre>
     else state <= nextstate;</pre>
  always @ (*)
                                       // next state logic
     case (state)
        S0: nextstate = S1;
        S1: nextstate = S2;
        S2: nextstate = S0;
        default: nextstate = S0;
     endcase
   assign q = (state == S0); // output logic
endmodule
```

# What Did We Learn?

Basics of Defining Sequential Circuits in Verilog

#### Always statement

- Is needed for defining memorizing elements (flip-flops, latches)
- Can also be used to define combinational circuits

#### Blocking vs Non-blocking statements

- = assigns the value immediately
- <= assigns the value at the end of the block</p>

#### Writing FSMs

- Next state calculation
- Determining outputs
- State assignment