



Verilog is a concurrent language

- Aimed at modeling hardware optimized for it!
- Typical of hardware description languages (HDLs), it:
 - provides for the specification of concurrent activities stands on its head to make the activities look like they happened
 - at the same time • Why?
- allows for intricate timing specifications
- A concurrent language allows for:
 - Multiple concurrent "elements"
 - An event in one element to cause activity in another. (An event is an output or state change at a given time)
 - based on interconnection of the element's ports
 - Further execution to be delayed until a specific event occurs

Simulation of Digital Systems

- Simulation
 - What do you do to test a software program you write?
 - Give it some inputs, and see if it does what you expect - When done testing, is there any assurance the program is bug
 - free? NO!
 - But, to the extent possible, you have determined that the program does what you want it to do
 - Simulation tests a model of the system you wish to build
 - Is the design correct? Does it implement the intended function correctly? For instance, is it a UART

 - Stick in a byte and see if the UART model shifts it out correctly - Also, is it the correct design?
 - Might there be some other functions the UART could do?







"many"



Four-Valued Logic

Verilog Logic Values

- The underlying data representation allows for any bit to have one of four values
- 1, 0, x (unknown), z (high impedance)
- x one of: 1, 0, z, or in the state of change
- z the high impedance output of a tri-state gate.
- What basis do these have in reality?

• 0, 1 ... no question

- z ... A tri-state gate drives either a zero or one on its output. If it's not doing that, its output is high impedance (z). Tri-state gates are real devices and z is a real electrical affect.
- x ... not a real value. There is no *real* gate that drives an x on to a wire. x is used as a debugging aid. x means the simulator can't determine the answer and so maybe you should worry!

BTW ...

 some simulators keep track of more values than these. Verilog will in some situations.

© Don Thomas 1998







Module testAdd generates inputs for module halfAdd and displays changes. Module halfAdd is the <i>design</i>					
module tBench; wire su, co, a, b; halfAdd ad(su, co, a, b); testAdd tb(a, b, su, co); endmodule	module testAdd(a, b, sum, cOut); input sum, cOut; output a, b; reg a, b; initial begin \$monitor (\$time,, "a=%b, b=%b, sum=%b, cOut=%b".				
module halfAdd (sum, cOut, a, b); output sum, cOut; input a, b; xor #2 (sum, a, b); and #2 (cOut, a, b); endmodule	a, b, sum, cOut); a = 0; b = 0; #10 b = 1; #10 a = 1; #10 b = 0; #10 \$finish; end endmodule				
	© Don Thomas, 1998, 13				









Structural vs Behavioral Models

Structural model

- Just specifies primitive gates and wires
- i.e., the structure of a logical netlist
- You basically know how to do this now.

Behavioral model

- More like a procedure in a programming language
- Still specify a module in Verilog with inputs and outputs...
- ...but inside the module you write code to tell what you want to have happen, NOT what gates to connect to make it happen
- i.e., you specify the behavior you want, not the structure to do it

Why use behavioral models

- For testbench modules to test structural designs
- For high-level specs to drive logic synthesis tools

How do behavioral models fit in? How do they work with module testAdd(a, b, sum, cOut); the event list and input sum, cOut; scheduler? output a, b; Initial (and always) begin reg a, b; executing at time 0 in arbitrary order initial begin \$monitor (\$time,, They execute until they come to a "#delay operator "a=%b, b=%b, sum=%b, cOut=%b", • They then suspend, putting a, b, sum, cOut); a = 0; b = 0; themselves in the event list 10 time units in the future #10 b = 1; (for the case at the right) #10 a = 1; #10 b = 0; At 10 time units in the future, they resume executing where they left off. #10 \$finish; end endmodule Some details omitted ...more to come



Behavioral Modeling

Procedural statements are used

- Statements using "initial" and "always" Verilog constructs
 Can specify both combinational and sequential circuits
- Normally don't think of procedural stuff as "logic"
 - They look like C: mix of ifs, case statements, assignments ...
 - ... but there is a semantic interpretation to put on them to allow them to be used for simulation and synthesis (giving equivalent results)

Behavioral Constructs

Behavioral descriptions are introduced by initial and always statements

Statement	Looks like	Starts	How it works	Use in Synthesis?
initial	initial begin end	Starts when simulation starts	Execute once and stop	Not used in synthesis
always	always begin end		Continually loop— while (power on) do statements;	Used in synthesis

Points:

- They all execute concurrently
- They contain behavioral statements like if-then-else, case, loops, functions, ...

Don Thomas, 1998,2









Concurrent Constructs

We already saw #delay

Others

- @ ... Waiting for a *change* in a value used in synthesis @ (var) w = 4:
- - This says wait for var to change from its current value. When it does, resume execution of the statement by setting w = 4.
- Wait ... Waiting for a value to be a certain level not used in
- synthesis
 - wait (f == 0) q = 3;
 - This says that if f is equal to zero, then continue executing and set a = 3.
- But if f is not equal to zero, then suspend execution until it does.
 When it does, this statement resumes by setting q = 3.

Why are these concurrent?

 Because the event being waited for can only occur as a result of the concurrent execution of some other always/initial block or gate. They're happening concurrently



























