

















































2-Process FSM (3/5)	
ST2 : begin $Y = 3;$ $NS = ST3;$ $end$ $ST3 : begin$ $Y = 4;$ $NS = ST0;$ $end$ $default : begin$ $Y = 1;$ $NS = ST0;$ $end$ $endcase$ $end$	always @(posedge Clock or posedge Reset) begin : SEQ if (Reset) CS <= ST0; else CS <= NS; end endmodule
	5-26











