




ECE4680 Computer Organization and Architecture Designing a Single Cycle Datapath

Processor Design: How to Implement MIPS
Simplicity favors regularity

The Big Picture: Where are We Now?

- The Five Classic Components of a Computer




- Today's Topic: Datapath Design
 - What is data?
 - What is datapath?

The Big Picture: The Performance Perspective

- Performance of a machine was determined by:
 - Instruction count
 - Clock cycle time
 - Clock cycles per instruction
- Processor design (datapath and control) will determine:
 - Clock cycle time
 - Clock cycles per instruction
- In the next two lectures:
 - Single cycle processor:
 - Advantage: One clock cycle per instruction
 - Disadvantage: long cycle time

The MIPS Instruction Formats

- All MIPS instructions are 32 bits long. The three instruction formats:




- The different fields are:
 - op: operation of the instruction
 - rs, rt, rd: the source and destination register specifiers
 - shamt: shift amount
 - funct: selects the variant of the operation in the "op" field
 - address / immediate: address offset or immediate value
 - target address: target address of the jump instruction

The MIPS Subset

- ADD and subtract**
 - add rd, rs, rt
 - sub rd, rs, rt
- OR Immediate:**
 - ori rt, rs, imm16
- LOAD and STORE**
 - lw rt, rs, imm16
 - sw rt, rs, imm16
- BRANCH:**
 - beq rs, rt, imm16
- JUMP:**
 - j target


An Abstract View of the Implementation



Next step: to fill in the details: more units, more connections, and control unit

State Elements

- Unlocked vs. Clocked
- Clocks used in synchronous logic
 - when should an element that contains state be updated?




ECE4680 Datapath.7

2003-3-19

An unlocked state element

- The set-reset latch
 - output depends on present inputs and also on past inputs



ECE4680 Datapath.8

2003-3-19

Latches and Flip-flops

- Output is equal to the stored value inside the element (don't need to ask for permission to look at the value)
- Change of state (value) is based on the clock
- Latches: whenever the inputs change, and the clock is asserted
- Flip-flop: state changes only on a clock edge (edge-triggered methodology)

"logically true",
— could mean electrically low

A clocking methodology defines when signals can be read and written
— wouldn't want to read a signal at the same time it was being written

ECE4680 Datapath.9


2003-3-19

D-latch and D flip-flop

- Two inputs:
 - the data value to be stored (D)
 - the clock signal (C) indicating when to read & store D
 - Output changes when C is high





- Output changes only on the clock edge



ECE4680 Datapath.10

2003-3-19

Clocking Methodology (Appendix B.7)




- All storage elements are clocked by the same clock edge
 - Edge-triggered: all stored values are updated on a clock edge
- Cycle Time = Latch Prop + Longest Delay Path + Setup + Clock Skew
- (Latch Prop + Shortest Delay Path - Clock Skew) > Hold Time

ECE4680 Datapath.11

2003-3-19

An Abstract View of the Critical Path

- Register file and ideal memory:
 - The CLK input is a factor ONLY during write operation
 - During read operation, behave as combinational logic:
 - Address valid => Output valid after "access time."



ECE4680 Datapath.12

2003-3-19

The Steps of Designing a Processor

- Instruction Set Architecture => Register Transfer Language
- Register Transfer Language (RTL) =>
 - Datapath components
 - Datapath interconnect
- Datapath components => Control signals
- Control signals => Control logic

Element < component

What is RTL: The ADD Instruction





- add rd, rs, rt
 - mem[PC] Fetch the instruction from memory
 - $R[rd] \leftarrow R[rs] + R[rt]$ The ADD operation
 - $PC \leftarrow PC + 4$ Calculate the next instruction's address

Register Transfer Language

What is RTL: The Load Instruction


- lw rt, rs, imm16
 - mem[PC] Fetch the instruction from memory
 - $Addr \leftarrow R[rs] + SignExt(imm16)$ Calculate the memory address
 - $R[rt] \leftarrow Mem[Addr]$ Load the data into the register
 - $PC \leftarrow PC + 4$ Calculate the next instruction's address

Combinational Logic Elements

- Adder
 
 - MUX (p.B-9,B-19)
 
 - Decoder
 
 - ALU
 
- In which cases do we need an adder, ALU, MUX or Decoder?


Storage Element: Register (p.B22-B25)

- Register
 - Similar to the D Flip Flop except
 - N-bit input and output
 - Write Enable input
 - Write Enable:
 - 0: Data Out will not change
 - 1: Data Out will become Data In
 - Array of logical elements(see register file on next 2 slides)
- The content is updated at the clock tick ONLY if the Write Enable signal is set to 1.




Storage Element: Register File


- Register File consists of 32 registers:
 - Two 32-bit output busses: busA and busB
 - One 32-bit input bus: busW
- Register is selected by:
 - RA selects the register to put on busA
 - RB selects the register to put on busB
 - RW selects the register to be written via busW when Write Enable is 1
- Clock input (CLK)
 - The CLK input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:
 - RA or RB valid => busA or busB valid after "access time."



Storage Element: Register File -- Detailed diagram




Storage Element: Idealized Memory




- Memory (idealized)
 - One input bus: Data In
 - One output bus: Data Out
- Memory word is selected by:
 - Address selects the word to put on Data Out
 - Write Enable = 1: address selects the memory memory word to be written via the Data In bus
- Clock input (CLK)
 - The CLK input is a factor ONLY during write operation
 - DURING read operation, behaves as a combinational logic block:
 - Address valid => Data Out valid after "access time."

Overview of the Instruction Fetch Unit (Fig. 5.5)

- The common RTL operations
 - Fetch the Instruction: $mem[PC]$
 - Update the program counter:
 - Sequential Code: $PC \leftarrow PC + 4$
 - Branch and Jump $PC \leftarrow$ "something else"




RTL: The ADD Instruction



- add rd, rs, rt
 - $mem[PC]$ Fetch the instruction from memory
 - $R[rd] \leftarrow R[rs] + R[rt]$ The actual operation
 - $PC \leftarrow PC + 4$ Calculate the next instruction's address



RTL: The Subtract Instruction









- sub rd, rs, rt
 - $mem[PC]$ Fetch the instruction from memory
 - $R[rd] \leftarrow R[rs] - R[rt]$ The actual operation
 - $PC \leftarrow PC + 4$ Calculate the next instruction's address

Datapath for Register-Register Operations



- $R[rd] \leftarrow R[rs] \text{ op } R[rt]$ Example: add rd, rs, rt
 - Ra, Rb, and Rw comes from instruction's rs, rt, and rd fields
 - ALUctr and RegWr: control logic after decoding the instruction





Datapath for Store Operations


◦ $Mem[R[rs] + SignExt[imm16] \leftarrow R[rt]]$ Example: `sw rt, rs, imm16`



ECE4680 Datapath.31

2003-3-19

RTL: The Branch Instruction



◦ `beq rs, rt, imm16`



- `mem[PC]` Fetch the instruction from memory
- `Cond ← R[rs] - R[rt]` Calculate the branch condition
- if (COND eq 0) Calculate the next instruction's address
 - $PC \leftarrow PC + 4 + (SignExt[imm16] \times 4)$
- else
 - $PC \leftarrow PC + 4$

ECE4680 Datapath.32

2003-3-19

Datapath for Branch Operations

◦ `beq rs, rt, imm16` We need to compare Rs and Rt!



ECE4680 Datapath.33

2003-3-19

Binary Arithmetic for the Next Address


- In theory, the PC is a 32-bit byte address into the instruction memory:
 - Sequential operation: $PC\langle 31:0 \rangle = PC\langle 31:0 \rangle + 4$
 - Branch operation: $PC\langle 31:0 \rangle = PC\langle 31:0 \rangle + 4 + SignExt[Imm16] * 4$
- The magic number "4" always comes up because:
 - The 32-bit PC is a byte address
 - And all our instructions are 4 bytes (32 bits) long
- In other words:
 - The 2 LSBs of the 32-bit PC are always zeros
 - There is no reason to have hardware to keep the 2 LSBs
- In practice, we can simplify the hardware by using a 30-bit $PC\langle 31:2 \rangle$:
 - Sequential operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1$
 - Branch operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1 + SignExt[Imm16]$
 - In either case: Instruction Memory Address = $PC\langle 31:2 \rangle$ concat "00"

ECE4680 Datapath.34

2003-3-19

Next Address Logic: Expensive and Fast Solution

- Using a 30-bit PC:
 - Sequential operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1$
 - Branch operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1 + SignExt[Imm16]$
 - In either case: Instruction Memory Address = $PC\langle 31:2 \rangle$ concat "00"




ECE4680 Datapath.35

2003-3-19

Next Address Logic: Cheap and Slow Solution


- Why is this slow?
 - Cannot start the address add until Zero (output of ALU) is valid
- Does it matter that this is slow in the overall scheme of things?
 - Probably not here. Critical path is the load operation.



ECE4680 Datapath.36

2003-3-19

RTL: The Jump Instruction




◦ j target

- mem[PC] Fetch the instruction from memory
- PC<31:2> ← PC<31:28> concat target<25:0> Calculate the next instruction's address

Instruction Fetch Unit

◦ j target


- PC<31:2> ← PC<31:28> concat target<25:0>



This is the whole design of Instruction Fetch Unit:
3 inputs: jump, Branch and Zero; 1 output: instruction word.

Putting it All Together: A Single Cycle Datapath

◦ We have everything except control signals (underline>)



Where to get more information?

◦ To be continued ...